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Abstract—Aging is known to impact electronic systems 
affecting performance and reliability. However, it has been 
shown that it also brings benefits for power saving and area 
optimization. This paper presents highlights of those benefits 
and further shows how aging effects can be leveraged by novel 
methods to contribute towards improving hardware oriented 
security and reliability of electronic circuits. We have 
demonstrated static power reduction in complex circuits from 
IWLS05 benchmark suite, reaching a noticeable 78% of 
reduction in ten years of operation. In hardware oriented 
security, a novel aging sensor has been proposed for detection of 
recycled ICs, measuring discharge time τdv of the virtual power 
(VVdd) network in power-gated designs. This sensor utilizes 
discharge time of VVdd network through leakage current that is 
much more sensitive to aging than path delay, exhibiting up to 
15.7X increment in 10 years. Furthermore, we show how 
frequency degradation caused by aging is used for online 
prediction of remaining useful lifetime (RUL) of electronic 
circuits. Results show an average RUL prediction deviation of 
less than 0.1 years. This methodology provides node calculations 
rather than a mean time to failure (MTTF) of the population. 
The set of techniques that are presented in this paper takes 
advantage of aging effects, having a positive impact in various 
aspects of microelectronic systems.  
Keywords— aging, IC recycling, remaining useful lifetime, 
machine learning, online prediction, sustainable digital society. 
I. INTRODUCTION   
Microelectronics designs suffer from reliability reduction 
due to aging effects, which impact negatively the circuit 
performance. Previous publications have identified bias 
temperature instability (BTI) and hot carrier injection (HCI) 
as main aging effects [1], [2]. Recent studies have 
demonstrated that BTI aging, together with detrimental 
effects for reliability and performance, also brings benefits 
such as reduction in power consumption. As a result, CMOS 
designs become more energy efficient over time, and this 
beneficial effect is expected to increase for more scaled 
technologies [3], [4]. 
In [4], aging benefits for complex circuits are 
demonstrated, with optimization of power consumption due 
to sub-threshold leakage current reduction. Furthermore, [3] 
exploits this effect by optimizing sleep transistors (STs) for 
power gated circuits, achieving noticeable beneficial effects 
for static power and ST switching efficiency by optimizing 
ION and IOFF (Ileak) ratio, where ION decreases almost linearly 
with the increase of ST threshold voltage, whilst IOFF 
decreases exponentially.  
Aging effects can also be used for the detection of recycled 
ICs [5]-[8], whose counterfeiting as new components can 
create life threatening scenarios when incorporated in real-
time safety critical systems [9]. This phenomenon represents 
a major concern for electronic industry, since about 80% of 
total counterfeits are due to recycled and remarked ICs [9], 
[10]. Many techniques for detection of recycled ICs use 
monitoring of performance degradation, including path delay 
and ring oscillator frequency, whose degradations are both 
due to the linear decrease in active current induced by BTI 
[5]-[8], [11], [12]. In [13], authors proposed a novel 
technique using the discharge time of virtual power network 
in power-gated circuits as a metric to identify recycled ICs. It 
is based on monitoring of the discharge time increase over 
time, which is due to the exponential reduction of leakage 
current induced by BTI degradation of transistor threshold 
voltage (∆Vth). This exponential dependency of discharge 
time on ∆Vth is a novel metric, which is much more sensitive 
to aging than path delay or RO frequency. 
Our current work on remaining useful lifetime (RUL) 
estimation further exploits aging effects by proposing a 
machine learning based online methodology to accurately 
predict RUL, by monitoring frequency degradation over 
design’s lifetime, whilst factoring in temperature and voltage 
variations. For a population of microelectronic designs, RUL 
methodology provides individual time to failure estimation 
rather than a coarse number generated by mean time to failure 
(MTTF) model, which estimates the whole population using 
a single value. This per node RUL estimation is not only 
beneficial for improving reliability, but can also be used to 
generate prognostics data for the whole population, and 
thereby support subsequent design cycles. Moreover, this 
novel RUL estimation along with existing studies using aging 
effects [3], [4], [13] are foreseen to ultimately contribute 
towards reduction in e-waste, and further support sustainable 
digital society and similar green computing initiatives [14], 
[15]. For example, by supporting a legal trading framework 
for CMOS designs by exploiting online RUL estimation 
method.  
II. RESULTS 
A. Power reduction 
Static power consumption (Pst) in aggressively scaled 
CMOS designs is playing an increasingly bigger role in 
determining the overall power consumption. It is caused by 
leakage current flowing from Vdd to ground, when a circuit is 
idle. Leakage current presents two main contributors, sub-
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threshold current and gate current, with the former being the 
dominant due to the control that can be achieved in gate 
current by using high-k dielectrics. Thus, Pst = Vdd Ileak can be 
expressed as [12]: 
 
(1)  
where Cox is the dielectric capacitance, W and L are the 
MOS transistor channel width and length, respectively, q is 
the electron charge, k the Boltzmann constant, T the 
temperature, and n a parameter that depends on device 
fabrication. The increment of threshold voltage (Vth) caused 
by BTI [1], [16] causes static power reduction, confirmed by 
HSPICE simulation and experimental measurements [4]. Fig. 
1 shows the trend over time of Pst for 10 cascaded inverters 
implemented with a 32nm Metal Gate, High-K CMOS 
technology [4] and different aging temperatures. As can be 
seen, after only 1 month of operation, Pst reduction is well 
above 40% for all three aging temperatures (TA), exceeding 
60% for TA = 100℃. It further increases up to 58%-71% after 
1 year and, after 10 years of operation, Pst reduction is in the 
range of 70%-81%. 
 
Fig. 1 Trend over time of the static power (Pst) for different temperatures 
(solid lines) and relative reduction over the static power at t=0 [4]. 
In [4], this aging benefits to static power is assessed for 
several circuits from IWLS05 benchmark suite. Table I show 
obtained results, where second column present values of Pst 
exhibited at t0 for each circuit (used as normalization factor). 
These results confirm the trends shown in Fig. 1. 
TABLE I.  STATIC POWER REDUCTION OVER TIME (TA=75℃) [4] 
 
B. Hardware oriented security benefits 
A novel technique is presented in [13] to detect recycled 
ICs. It specifically targets circuits adopting power gating to 
reduce static power and meet tight energy constraints in 
applications like autonomous systems, Internet of Things, 
etc. Nevertheless, this technique can be easily extended to ICs 
that do not implement any power saving technique. 
The proposed technique measures discharge time τdv of the 
virtual power network, which occurs through the leakage 
current of the power-gated circuit. Since BTI causes an 
increase in transistor Vth, and leakage current decreases 
exponentially, τdv augments noticeably over time [7], 
allowing the differentiation between recycled and new ICs.  
When an IC operates, different devices may undergo 
different amount of stress and degradation, depending on 
their operating condition and switching activity. The 
proposed technique is based on a coarse-grained aging sensor 
targeting discharge time of a power-gated [8] core as an aging 
metric. Therefore, it is able to capture the average trend of 
aging, with no need to probe specific observation points in 
the system. The discharge time sensor, shown in Fig. 2, 
resides in the power-gating controller. It counts the clock 
rising edges nc until the virtual voltage VVdd drops to logic-
0. The finite state machine (FSM) controls the sensor by 
asserting the measure signal together with the sleep signal in 
order to collect the 𝜏𝑑𝑉
𝑚𝑒𝑎𝑠  value when the sleep signal is 
asserted and the circuit is power-gated. The measured 
discharge time is 𝜏𝑑𝑉
𝑚𝑒𝑎𝑠 = nc × Tclk, where nc is number of 
clock cycles, and Tclk is the circuit clock period [13]. 
 
Fig. 2.Power network discharge time sensor architecture [13]. 
As an example, the HSPICE simulation of a power-gated 
circuit consisting of 21 cascaded inverters and its power 
distribution network were synthesized with a 32nm CMOS 
technology [13]. Fig. 3, shows that path delay (τpd) increases 
less than 6% after a month of operation, 22% after a year, and 
up to 1.43X after 10 years of operation. Conversely, the 
discharge time τdV exhibits an increase, exceeding 2X after a 
month of operation, 5.4X after a year, and escalating up to 
15.7X in 10 years. Compared with the traditional path delay 
monitoring methods, the technique in [13] provides a much 
higher confidence in recycled IC detection. Indeed, relative 
increase in discharge time is more than 4 order of magnitude 
greater than relative increase in path delay. 
 
Fig. 3 Propagation delay (τpd) and discharge time (τdv) as a function of Vth 
degradation [13]. 
By means of mote Carlo simulation (Fig. 4), it is 
demonstrated that proposed discharge time sensor provides 
high confidence in detection of recycled ICs even when 
process variation is accounted for. A 15% threshold voltage 
variation, with a normal distribution is considered and 1000 
instances of both the fresh and 1-month aged circuits[13]. The 
worst case temperature T = 100℃ has been considered. The 
histograms report normalized results against the nominal 
value exhibited at t0 (fresh circuit), 𝜏𝑑𝑉0
𝑛𝑜𝑚 ≅ 207.4ns. As can 
be seen, the distribution for a fresh circuit is very narrow, 
with a worst case discharge time (highest value) 
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τdV0 ≅ 225.2ns, which is approximately 10% higher than 
𝜏𝑑𝑉0
𝑛𝑜𝑚 . The aged distribution is much wider, since the 
threshold voltage shift due to BTI aging depends also on the 
initial threshold voltage. Nevertheless, in the worst case 
scenario for our technique (lowest discharge time), it is 
𝜏𝑑𝑉
1 𝑚𝑜𝑛𝑡ℎ ≅455.6ns≥2x𝜏𝑑𝑉0
𝑛𝑜𝑚 , which represents a margin of 
more than 230ns for our technique to distinguish between a 
fresh and an aged circuit that has been already operating for 
a month only. 
 
Fig. 4. Normalized distribution of τdV for fresh and 1-month aged circuits 
[13]. 
C. Online remaining useful lifetime 
The remaining useful lifetime (RUL) of an integrated 
circuit is defined as the remaining time from its present 
condition to failure, which is crucial to ensure reliability and 
safety of microelectronic designs [17]. The proposed online 
RUL prediction methodology utilizes the output frequency 
degradation of a ring oscillator (RO), which is representative 
of the overall system degradation over lifetime. Considering 
that correct operating condition of RO is above a certain value 
(e.g. 20%) of frequency degradation that can be defined by 
the user according to the application. Fig. 5 presents 
frequency degradation trend of 13 and 21 stage RO when 
supply voltage is 0.9V, with four representative temperatures 
(25, 50, 75 and 100℃). These results show more than 18% 
frequency degradation in 5 years for all temperatures and 
close to 50% degradation in 20 years.  
 
Fig. 5. Frequency degradation for 13-RO (grey) and 21-RO (black) with 
representative working temperatures 25 (upper curve), 50, 75 and 100 °C 
(lower curve). 
To the best of our knowledge, this is the first study that 
calculates online RUL for CMOS designs. Previous studies 
have used RC electric components [18] and gate bipolar 
transistors (IGBT) [19] performing RUL calculation with 
neural networks that was shown to suffer from local minima 
[20].  
Proposed technique utilizes 22-nm CMOS technology 
from GLOBALFOUNDRIES, and carries out detailed SPICE 
simulations using Cadence SPECTRE with appropriate 
CMOS aging models provided by GLOBALFOUNDRIES. 
The data generated by the ring oscillators are used to train a 
RUL predictor model through support vector regression 
(SVR), which is a machine learning algorithm chosen due to 
its capacity to handle local minima. In SVR algorithm, 
classification of training data is undertaken by calculation of 
three main parameters, namely Kernel scale, Box constraint 
and Epsilon. Kernel scale maps data into a higher-
dimensional space in which they become separable; Box 
constraint has a direct impact on the weight of classification 
of data points, therefore it performs a stricter separation of the 
data if its value increases; finally, Epsilon affects the number 
of support vectors used to construct the regression function, 
with a bigger Epsilon value leading to fewer support vectors 
[21].  
 
(a) 
 
(b) 
Fig. 6. RUL prediction results with SVR model at 25°C (a) and 50°C (b) 
for 13-RO, where the time increments according to 0.068e0.189*sample. 
Fig. 6 shows an average online RUL prediction deviation, 
which is less than 0.1 years when using 13 stage ring 
oscillator. This demonstrates that RUL follows a clear trend, 
decreasing progressively as a function of CMOS technology 
degradation during lifetime, and at higher rate when 
temperature increases.  
More results on individual operating temperatures for each 
RO demonstrate the accuracy of proposed online RUL 
prediction methodology. Fig. 7 shows histograms of 
prediction deviation, where most cases are close to zero. This 
confirms that output frequency of the RO and temperature are 
effectively estimated using RUL prediction with the SVR 
model. In Fig. 7, first four graphs show results for 13 stage 
RO (a, b, c, d) and the last four for 21 stage RO (e, f, g, h), 
both tested with four representative temperatures (25, 50, 75, 
100 ⁰C) to show individual RUL prediction deviation in 
years. 
 
(a)                                                   (b) 
 
(c)                                                   (d) 
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(e)                                                  (f) 
 
(g)                                                (h) 
Fig. 7. Tests on individual SVR model for a set of representative 
temperatures (25, 50, 75, 100 ⁰C) that demonstrate accuracy of SVR-RUL 
predictor model for each ring oscillator, 13-RO (a, b, c, d) and 21-RO (e, f, 
g, h). 
In all cases, individually tested SVRs for both ring 
oscillators demonstrated a high accuracy of RUL prediction. 
The numbers remain under ±0.8 years of deviation and most 
of them are close to 0% deviation. Each test results are based 
on a total of 30 samples taken during the lifetime (20 years) 
of each RO under specified temperature. The fact that 
predictions can be performed using signals from the ring 
oscillator demonstrate that this methodology is suitable in 
cases where devices work in different stress and operating 
conditions. Indeed, this demonstrates that RUL estimation 
may be used in any stage of a device lifetime.  
This per node RUL estimation ability, can be used to 
provide reliability awareness of safety critical designs, and 
for improving reliability of subsequent design cycles by 
exploiting prognostics data from all designs. Moreover, this 
novel RUL estimation and existing studies on CMOS aging 
[3], [4], [13] will also contribute towards reducing e-waste, 
and in creation of sustainable digital societies of the future 
[14], [15].  
III. CONCLUSION 
This paper has demonstrated the beneficial effects of 
CMOS aging on microelectronics design, and how they are 
exploited in recently developed techniques to benefit a 
number of key challenges including area and energy 
efficiency, recycled ICs detection, and reliability.  
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